EDA和VHDL代码library ieeeuse ieee.std_logic_1164.all;entity data isport(in0,in1,se1:in std_logic;output:out std_logic);architecture one of data isbeginoutput<=in0 when se1='0'else in1;end architecture one;
